Skip to main content

Advanced Computer Architecture MCQs with Answers

Practice important Advanced Computer Architecture MCQs with answers and explanations.

Multiple Choice Questions

Q491: When is a branch hazard likely to occur?
  • A: When two instructions share a memory resource
  • B: When a branch instruction modifies the PC
  • C: When the ALU performs a subtraction
  • D: When data is forwarded incorrectly
View Answer
B

Q492: Which hazard occurs when the same resource is accessed in different ways simultaneously?
  • A: Data hazard
  • B: Structural hazard
  • C: Branch hazard
  • D: Operand hazard
View Answer
B

Q493: The instruction following a branch instruction is always executed. This is called ___.
  • A: Branch delay slot
  • B: NOP slot
  • C: Pipeline stall
  • D: Forwarding slot
View Answer
A

Q494: A structural hazard occurs when:
  • A: Two instructions share the same resource
  • B: Data is written before being read
  • C: A branch modifies the program counter
  • D: Data is forwarded incorrectly
View Answer
A

Q495: In the following code, what hazard exists between the two instructions? 200: add r2, r3, r4; 204: sub r7, r2, r6
  • A: Branch hazard
  • B: Data hazard
  • C: Structural hazard
  • D: Control hazard
View Answer
B

Q496: Data forwarding can be used to resolve hazards at which pipeline stages?
  • A: Stage 1 and 2
  • B: Stage 2 and 3
  • C: Stage 3 and 4
  • D: Stage 3 and 5
View Answer
D

Q497: In the instruction 200: shl r6, r3, 2, what type of operation is performed?
  • A: Arithmetic operation
  • B: Logical operation
  • C: Shift operation
  • D: Memory operation
View Answer
C

Q498: Fill in the blank: The compiler may insert a ________ instruction to handle branch hazards.
  • A: add
  • B: nop
  • C: sub
  • D: load
View Answer
B

Q499: Which of the following instructions could introduce a RAW (read after write) data hazard?
  • A: add r1, r2, r3
  • B: sub r4, r5, r6
  • C: ld r7, [4(r5)]
  • D: str r4, 56
View Answer
A

Q500: In pipeline RTL, what does the expression pause2, pause1, op3  0 indicate?
  • A: A memory access stall
  • B: A branch prediction failure
  • C: A pipeline bubble
  • D: Data forwarding failure
View Answer
C

Test Your Knowledge

Take a timed quiz on Advanced Computer Architecture

🚀 Start Quiz Now