Skip to main content

Advanced Computer Architecture MCQs with Answers

Practice important Advanced Computer Architecture MCQs with answers and explanations.

Multiple Choice Questions

Q831: The write signal for SRAM must be held valid for a minimum time interval known as ______.
  • A: tWR
  • B: tAA
  • C: tRAS
  • D: tRCD
View Answer
A

Q832: In a DRAM cell, the storage capacitor needs to be refreshed every ______ ms.
  • A: 45293
  • B: 45397
  • C: 20-30
  • D: 60-70
View Answer
B

Q833: A typical one-level decoder has how many outputs?
  • A: n
  • B: 2n
  • C: 3n
  • D: 4n
View Answer
B

Q834: What type of memory uses a charge on a capacitor for data storage?
  • A: SRAM
  • B: DRAM
  • C: Flash
  • D: Cache
View Answer
B

Q835: The chip select line (CS) is essential in both SRAM and ______ operations.
  • A: Write
  • B: Reset
  • C: Idle
  • D: Read
View Answer
A

Q836: What operation does the select signal enable in a memory cell?
  • A: Write only
  • B: Read/Write
  • C: DataIn only
  • D: DataOut only
View Answer
B

Q837: The lower order address lines in a 64k×1 Static RAM Chip select how many bits?
  • A: 8
  • B: 16
  • C: 256
  • D: 64
View Answer
D

Q838: Fill in the blank: In a 4×8 memory cell array, two address bits A0 and A1 are decoded into ______ select lines.
  • A: 2
  • B: 4
  • C: 8
  • D: 16
View Answer
B

Q839: Fill in the blank: Dynamic RAM is also known as ______ memory.
  • A: Static
  • B: Volatile
  • C: Non-volatile
  • D: Persistent
View Answer
B

Q840: What type of memory can be written into only once?
  • A: Read Only Memory (ROM)
  • B: Programmable Read Only Memory (PROM)
  • C: Electrically Erasable Programmable Read-Only Memory (EEPROM)
  • D: Dynamic RAM
View Answer
B

Test Your Knowledge

Take a timed quiz on Advanced Computer Architecture

🚀 Start Quiz Now